

10/600,065

AF01169

REMARKS

Claims 1-27 are currently pending in the subject application and are presently under consideration. Claims 1, 13, 17, and 24 have been amended herein to more clearly emphasize the invention. A complete listing of the claims is at pp. 2-5. It is also noted that the subject matter of the references cited herein and the claimed invention were, at the time the invention was made, subject to an obligation of assignment to Advanced Micro Devices, Inc. Accordingly, a rejection under 35 U.S.C. §103(a) would not be proper pursuant to the provisions of 35 U.S.C. §103(c).

Favorable reconsideration of the subject patent application is respectfully requested in view of the comments and amendments herein.

I. Rejection of Claims 1-15 and 17-26 Under 35 U.S.C. §102(e)

Claims 1-15 and 17-26 stand rejected under 35 U.S.C. §102(e) as being anticipated by *Le et al.* (US 6,690,602 B1). It is respectfully requested that this rejection be withdrawn for at least the following reason. *Le et al.* does not teach or suggest each and every limitation recited in the subject claims.

A single prior art reference anticipates a patent claim only if it expressly or inherently describes each and every limitation set forth in the patent claim. *Trintec Industries, Inc. v. Top-U.S.A. Corp.*, 295 F.3d 1292, 63 USPQ2d 1597 (Fed. Cir. 2002); *See Verdegaaal Bros. v. Union Oil Co. of California*, 814 F.2d 628, 631, 2 USPQ2d 1051, 1053 (Fed. Cir. 1987). The identical invention must be shown in as complete detail as is contained in the ... claim. *Richardson v. Suzuki Motor Co.*, 868 F.2d 1226, 9 USPQ2d 1913, 1920 (Fed. Cir. 1989).

The claimed invention relates to a core-based multi-bit memory having a dual-bit dynamic referencing architecture fabricated on the memory core. In particular, the referencing architecture is placed internal to the chip, that is, with the core circuitry. The referencing architecture provides for two arrays, one array fixed at a certain voltage level and a second array fixed at another voltage level. When a *data cell read operation is performed*, the reference array voltage levels *are read* and averaged to determine a proper reference voltage. The reference voltage can then be utilized to determine whether a data bit in the associated data cell is programmed or unprogrammed. Specifically, independent claim 1, as amended, recites an

10/600,065

AF01169

architecture...with... a first bit value of a first reference cell of the first reference array averaged with a second bit value of a second reference cell of the second reference array to arrive at the reference voltage employed during a data cell read operation. Amended independent claims 13, 17, and 24 recite similar limitation(s).

Le *et al.* does not teach or suggest *averaging reference bit values during a read operation*. Rather, Le *et al.* discloses a method of cycling dual bit flash memory arrays having a plurality of dual bit flash memory cells. The cited reference *executes an erase procedure* upon both a data sector and reference arrays. (See Le *et al.*, col. 6, ln. 9-11). Next, a soft program step is executed to repair any overerased cells, and appropriate reference array cells *are programmed*. (See Le *et al.*, col. 6, ln. 12-15). To that end, cells in one reference array are *programmed* to 10, cells in the other reference array are *programmed* to 01 (See Le *et al.*, col. 6, ln. 24-26), and both reference arrays are ready to function as accurate references. (See Le *et al.*, col. 3, ln. 42-44). Hence, while the cited reference is directed towards a *method of programming cells* in reference arrays (See Le *et al.*, col. 6, ln. 17-19), it is silent towards *arriving at a reference voltage utilized during a read operation* as in the claimed invention.

In view of at least the foregoing, it is respectfully submitted that Let *et al.* does not teach or suggest applicants' invention as recited in the subject claims, and withdrawal of this rejection is requested.

II. Rejection of Claims 13, 16, 24 and 27 Under 35 U.S.C. §102(e)

Claims 13, 16, 24 and 27 stand rejected under 35 U.S.C. §102(e) as being anticipated by Kurihara, *et al.* (U.S. 6,791,880 B1). It is respectfully requested that this rejection be withdrawn for at least the following reason. Kurihara, *et al.* does not teach or suggest each and every limitation recited in the subject claims.

In particular, the cited reference does not teach or suggest *...averaging a first bit value of a first reference cell of the first reference array with a second bit value of a second reference cell of the second reference array to arrive at the reference voltage* as recited in independent claims 13 and 24, from which claims 16 and 27 depend, respectively. Rather, Kurihara, *et al.* relates to a flash memory read circuit having adjustable current sources to provide end of life simulation. (See col. 2, ln. 25-26) Further, a flash memory device is provided comprising a reference current source used to provide a reference current for comparison to the current of a memory cell during a read operation. (See Abstract) In addition, the device includes an

10/600,065

AF01169

adjustable current source in parallel with the memory cell, and an adjustable current source in parallel with the reference current source. (*Id.*) The current from the memory cell, reference current source, and their parallel adjustable current sources are input to cascode circuits for conversion to voltages that are compared by a sense amplifier. (*Id.*) Thus, while the cited reference discloses the *output of a cascode and a cascade to provide a reference voltage signal to a sense amplifier* (See col. 5, ln. 14-24), it is silent towards *averaging bit values from reference arrays to arrive at a reference voltage*.

In view of at least the forgoing, it is respectfully submitted that Kurihara, *et al.* does not teach or suggest applicants' invention as recited in the subject claims, and withdrawal of this rejection is requested.

CONCLUSION

The present application is believed to be in condition for allowance, in view of the above comments and amendments. A prompt action to such end is earnestly solicited.

In the event any fees are due in connection with this document, the Commissioner is authorized to charge those fees to Deposit Account No. 50-1063 [AMDP975US].

Should the Examiner believe a telephone interview would be helpful to expedite favorable prosecution, the Examiner is invited to contact applicants' undersigned representative at the telephone number listed below.

Respectfully submitted,

AMIN & TUROCY, LLP



Himanshu S. Amin
Reg. No. 40,894

AMIN & TUROCY, LLP
24TH Floor, National City Center
1900 E. 9TH Street
Cleveland, Ohio 44114
Telephone (216) 696-8730
Facsimile (216) 696-8731